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Abstract. A voltage limiter circuit for indoor light energy harvesting 
applications is presented.This circuit is a part of a bigger system, whose 
function is to harvest indoor light energy, process it and store it, so that it can be 
used at a later time. This processing consists on maximum power point tracking 
(MPPT) and stepping-up, of the voltage from the photovoltaic (PV) harvester 
cell. The circuit here described, ensures that even under strong illumination, the 
generated voltage will not exceed the limit allowed by the technology, avoiding 
the degradation, or destruction, of the integrated die. A prototype of the limiter 
circuit was designed in a 130 nm CMOS technology. The layout of the circuit 
has a total area of 23414 µm2. Simulation results, using Spectre, are presented. 
Keywords: CMOS integrated circuits, Energy harvesting, Voltage limiters, 
Voltage reference circuits. 
 
1 Introduction 
To achieve indefinite operation in any location, sensor nodes must obtain their power 
directly from the environment. In a wireless sensor network, it may be difficult to 
power each node, either using batteries or the power grid. Sensor networks supplied 
by grid connections are limited to a small range of applications, as they can never be 
too far from the power outlet. Although the use of batteries allows for more freedom 
of sensor distribution, its replacement can become burdensome and costly, if a large 
number of sensors are deployed. As such, energy harvesting systems tend to take over 
the powering paradigm for pervasive operation [1], beingalso ecological and thrifty. 
The sources that can be harvested are diverse [2] and, amongst those, light is the one 
with the highest energy density per unit of volume [2].Energy can also be obtained 
from indoor light. In this ambient, powering an electronic application is an increased 
challenge, as the levels of available light power inside buildings are much lower than 
those obtained outside. At the most, the Sun can provide about 1 kW/m2, but in indoor 
environments, the Sun and the artificial lighting provide a much lower energy density. 
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2 Relationship to Internet of Things 
The circuit presented in this paper is an essential part of an indoor light energy 
harvesting system. This energy harvesting will allow a variety of electronic systems to 
operate indoors without needing batteries or a connection to the power grid, adding an 
enormous degree of freedom, regarding their location. These electronic systems can 
communicate with other devices and, ultimately, connect to the Internet. The light 
energy source, when compared to other sources, has the highest energy density, 
making the harvester discreet and small. Light energy harvesters are simple and cheap 
to build. As long as light is available, any device supplied by energy harvested from 
ambient light can be deployed to anywhere, making it a part of the Internet of Things. 
3 Motivation and Background 
The unpredictable nature of light energy, results in a variable amount of available 
power. Since the PV cells must be sized in order for the energy harvesting system to 
be able to receive enough energy even when the light intensity is weak, this can result 
in large power, available from the same PV cells, when the light intensity is strong. 
The circuit described in this paper, fits in a system designed to deal with very low 
levels of light energy, typically found in indoor environments. However, when this 
system is illuminated by direct sunlight or generally, by high levels of light intensity, 
the energy harvested by the PV cells is much higher than the value that was expected 
under the normal indoor illumination conditions. In this situation, the energy 
harvesting system must be able to manage the excess of energy that is obtaining. 
The architecture of the system is depicted in Fig.1,being constituted by PV cells 
followed by a voltage step-up converter with MPPT capability. 
 
Fig.1. An energy harvesting architecture that hosts the voltage limiter described in this paper. 
 
The output voltage of the converter (vdd) is the one that will be limited by the 
voltage limiter. The vdd voltage also supplies the inner circuits of the step-up 
converter. The system can work with one or two PV cells in series and step-up the 
input voltage (vin) by two or three, depending on the type of PV cells and on the 
expected light intensities. The power from the PV cell is dependent on its area and on 
the illumination level, as shown in Fig.2.According to a set of light power intensity 
measurements, the lowest illumination obtained indoors had an ambient irradiance of 
0.1 W/m2 and the typical irradiance using artificial lighting, was about 0.7 W/m2. 
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a) b) 
Fig.2. a) Available power from the PV cell with 1 cm2, for different irradiance levels. b) Detail 
showing the power function that corresponds to the lowest irradiance level. 
The system must be designed for a worst case scenario (low illumination), meaning 
that when the light is stronger, the system will produce a large voltage at its output. 
The system was designed in a 130 nm CMOS technology, having a maximum 
voltage of about 1.4V.If this value is exceeded, the devices in the die are stressed, 
reducing their operating lifetime. With a larger voltage, they can even be destroyed. 
The vdd voltage can be used to power any application, for example, a sensor node. 
Since the available power from the PV cells is low, this application typically will 
work using an ON-OFF regime with a low duty-cycle. While the application is OFF, 
the harvested energy is stored in a supercapacitor. When the application is ON, it 
works using this stored energy. In the case of a high light intensity, after the 
supercapacitor is charged to a desired voltage value, the step-up converter continues 
to supply a current to the output node (vdd). This results in the output voltage to 
increase to a value that can be dangerous, being necessary to add a circuit to limit it, 
by absorbing the excess current supplied by the step-up converter. 
In literature, some work can be found concerning voltage limiters. In [3], the 
voltage limitation is achieved by opening a switch to a capacitor, whenever its voltage 
exceeds a certain limit, on a sample-and-hold basis. There are other systems that also 
use voltage limiter circuits, like in [4] and [5], where the voltage limitation problem 
appears under the context of RFID applications. The amount of available power to a 
RFID tag is dependent upon the distance to the reader device, resulting in a similar 
problem to the one in a light energy harvesting system. In [4], the voltage limitation is 
done by performing a comparison to a desired limit. In [5], a band gap reference 
circuit is used to generate a reference voltage to which the desired voltage is 
compared to. This approach is similar to the one proposed in this paper. 
4 Voltage Limiter Circuit Architecture 
The architecture of the voltage limiter is shown in Fig.3.  
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Fig.3. Architecture of the voltage limiter described in this paper. 
The Thévenin equivalent, at the right hand side of the dashed line, represents the 
voltage step-up converter. The aim of the circuit is to limit the vdd voltage, to be lower 
than 1.4 V – 5% = 1.33 V. The voltage limiter operates by drawing current through 
M1. This current causes a voltage drop across Rtest, such that vdd remains constant. The 
value, at which vdd is to be limited, is controlled by a Voltage Reference Circuit 
(VRC), providing a stabilized and temperature compensated voltage reference. 
In normal operation, the voltage divider formed by R1 and R2, provides at vvdd, a 
voltage close to vREF. The amplifier A1 amplifies the error between vvdd and vREF, 
providing, at its output, a voltage that directly controls the vgs voltage of M1, and thus 
the current drawn from the vdd node, through RD. 
 
4.1 Voltage Reference Circuit 
 
The VRC was adapted from [6], and its schematic is shown in Fig.4 a).The generated 
reference voltage (vREF), versus the supplying voltage (vdd), and the supply current of 
the VRC are depicted in Fig.4 b). 
 
 
a) b) 
Fig.4. a) CMOS Voltage Reference Circuit. b) Output reference voltage (vREF), and supply 
current, as a function of vdd. 
M2 and M12 are high voltage transistors (3.3 V), while the others are low voltage 
ones (1.2 V). The main difference between the original circuit, and the one that was 
built, is the fact that the one in [6] was built in a 180 nm CMOS technology, whereas 
the present one uses a 130 nm technology. The transistors were sized based on the 
sizes presented in [6], making only adjustments due to the different technologies. 
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The layout of the VRC circuit occupied 15647 µm2. In normal operation, 
considering that vdd = 1.2 V and a temperature of 27 ºC, the nominal output voltage of 
the VRC is 230.9 mV. The supply current, in this case, is 139.5 nA. These data are 
depictable in Fig.4 b). In Fig.5, the supply current and the reference voltage values, as 
a function of temperature, for different supplying voltages, are shown. 
 
Fig.5. Temperature dependence of the supply current, and generated voltage reference, for 
different supplying voltages, for the VRC that is used. 
4.2 Differential Voltage Amplifier 
 
The topology of the amplifier is shown in Fig.6.This amplifier has a power down 
feature (pd) to disable it, in order to turn off the voltage limiter circuit. The layout of 
the amplifier occupied 7767 µm2.The input stage of this amplifier uses PMOS 
devices, as the typical values of the input voltage are around 200 mV to 300 mV. 
 
Fig.6. Differential amplifier circuit. 
 
5 Stability Analysis 
 
Since this is a closed loop system (Fig.3), it is important to analyze its stability. The 
feedback network is constituted by R1, R2, Cc and Cp (parasitic capacitance at the 
amplifier input). The feedback factor, β, is given by 
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The impedance,Z22, of the feedback network from vdd to ground, is 
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The small-signal model of the amplifier, including the output transistor M1, is 
depicted in Fig.7.As the output variable, iout, is the current drawn from the vdd node, 
and the input variable is the input differential voltage of the amplifier (vx), there will 
be a transconductance function GM(s) given by 
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Fig.7.Small-signal model of the amplifier and the output M1 transistor. 
The impedance seen from vdd to ground, defining Ro = (gdsM1)–1 + RD, is 
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The loop of the system in Fig.3was open before the “+” terminal of A1. By 
injecting signal in the “–” terminal, and computing the ratio to the signal obtained at 
the output of the feedback network, the loop gain is 
).()()()( ssZsGsG outML β=  (5) 
This function has four poles and one zero. Their expressions are as follows, 
considering that Cst, connected to the output node, is much higher than Cc and that Cp: 
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The values of fp4 and fz can be approximately equal, by selecting an appropriate 
value for Cc, thus canceling out each other, making the system equivalent to having 
only the other three poles. This is useful in improving the phase margin of the system. 
Assuming that R1 + R2>> Ro, which is the case, the DC loop gain is given by 
.)()0( 2121
2321
RRgg
RRgggG
dsds
ommm
L
+
=  (7) 
The magnitude and phase of the open loop gain are determined through an AC 
sweep analysis and shown next in Fig.8a) and b), respectively. Cc is swept from 
0.8 pF to 2.0 pF, to check what would be the consequence on the phase margin of the 
system. In these simulations, the value of the storage capacitor, Cst, was 1.8 µF. 
a) b) 
Fig.8. Magnitude and phase functions of the feedback loop circuit ofFig.3. 
It can be seen, in the close up inset in Fig.8 a), that regardless of the value of Cc, 
the zero crossing of the loop gain function occurs at about 32 kHz. As seen by the 
close up inset in Fig.8 b), at the previous frequency, the spreading of phase values 
according to the value of Cc, results in a minimum phase margin value of 57º. In order 
to have an acceptable phase margin value of 60º, the value of Cc was selected to be 
1.4 pF. It is important to note that, if the value of Cst is increased, the phase margin 
will also increase. The value of 1.8 µF is still a relatively small value for a storage 
capacitor, as it can get to units of Farads, or more, thus corresponding to a worst case. 
6 Simulation Results 
To check the behaviour of the circuit, it was simulated in Spectre. In Fig.9 a) and b), 
there are depicted the results of a DC sweep and a transient response, respectively, to 
show the correct operation in different ways. The function in Fig.9 a) was obtained by 
running a DC sweep, using Vtest, on the right hand side of the dashed line in Fig.3.The 
function in Fig.9b) was obtained by using a square wave voltage generator for Vtest. 
As seen in both Fig.9a) and b), the voltage limiter comes into action whenever the 
100 102 104 106 108
-150
-100
-50
0
50
 frequency
 (Hz)
 
Lo
o
p 
ga
in
 
(d
B)
104 105
-10
-5
0
5
10
Close up
 
 
 C
c
 = 2.0 pF
 C
c
 = 1.7 pF
 C
c
 = 1.4 pF
 C
c
 = 1.1 pF
 C
c
 = 0.8 pF
100 102 104 106 108
-300
-250
-200
-150
-100
-50
0
 frequency
 (Hz)
 
Lo
o
p 
ph
as
e
 
(º)
104 105
-130
-120
-110
-100
Close up
 
 
 C
c
 = 2.0 pF
 C
c
 = 1.7 pF
 C
c
 = 1.4 pF
 C
c
 = 1.1 pF
 C
c
 = 0.8 pF
442 C. Carvalho and N. Paulino 
voltage in the vdd node tends to be higher than the limit. The voltage at which the 
limitation in vdd is achieved, is about 1.31 V, which is inside the desired limit. In these 
tests, the supply current of the amplifier was, typically, about 900 nA. 
  
a) b) 
Fig.9. a) DC sweep response. b) Dynamic transient response, with a period of 15 ms. 
 
7 Conclusions 
 
A voltage limiter for indoor light energy harvesting applications has been 
presented.This circuit is a part of a bigger system, whose function is to harvest indoor 
light energy, process it and store it so that it can be used at a later time. This system 
can be used as the supplying module for a node of the Internet of Things. 
The circuit that was described, ensured that even under a strong illumination, the 
generated voltage would not exceed the maximum value allowed by the technology, 
to avoid stressing, or destroying the devices in the die. Simulation results, using 
Spectre, were presented and showed that the proposed circuit can successfully limit 
the output voltage (vdd) to the desired ceiling. 
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